Build the future of quantum engineering together.
Connect with quantum researchers, chip designers, AI engineers, contributors, and industry experts shaping the next generation of computing.
Find your circle.
Specialized rooms for researchers, designers, and engineers.
Quantum Research
Peer-reviewed discussions on theory & experiments.
Quantum Chip Design
Layouts, fabrication, and tape-out workflows.
Qiskit Metal
Open EDA for superconducting circuits.
QCLang
Specification, compilers, and tooling.
AI Engineering
Quantum × ML, optimization, and inference.
Open Source
Maintainers, RFCs, and contribution guides.
Product Feedback
Shape the roadmap with the team.
Help & Support
Get unblocked from the community.
What the community is discussing.
- Hot
Best practices for coupling qubits in Qiskit Metal layouts
by @marcus.chen·12mQiskitQuantum Chips482.4k - Hot
QCLang 0.7 RFC: pattern matching for gate sequences
by @ai.tanaka·1hQCLangResearch311.8k Comparing HFSS simulation results with measured QPU data
by @s.okonkwo·3hHFSSResearch221.1k- Hot
Open source AI compiler for variational quantum circuits
by @j.linwood·5hAIQCLang674.2k Tape-out checklist for first-time chip designers
by @n.patel·yesterdayQuantum Chips14892
The people moving the field forward.
Where the community meets.
Quantum Chip Design Workshop
QCLang 0.7 Launch Livestream
Open Source Maintainers Meetup
Built by the community.
Cryo-QPU Layout Studio
QCLang VS Code Extension
AI Pulse Optimizer
Trusted by engineers building the field.
"The Silicofeller community is the single best place to discuss real-world QPU design challenges."
"RFC discussions here moved faster and were more rigorous than most academic forums I've been in."
"We hired three of our first engineers from connections made in the Quantum Chip Design channel."
Join the quantum engineering community.
Ship faster, learn deeper, and build alongside the people defining what's next.